Embedded System Architecture Review & Optimization
Review and optimize embedded system architectures for performance and reliability
What You Can Do
You get a comprehensive analysis of your embedded system design covering memory footprint, power consumption, real-time performance, and hardware-software tradeoffs. Claude identifies architectural bottlenecks, suggests optimization strategies, and validates your design against reliability and performance requirements specific to embedded constraints.
Features
Analyze RAM usage, flash allocation, and heap fragmentation patterns to fit tight microcontroller constraints
Identify power-hungry components and sleeping modes, with optimization strategies for battery-dependent systems
Evaluate interrupt handling, task scheduling, and latency requirements to ensure deterministic behavior
Compare CPU vs. hardware accelerator approaches and identify optimal peripheral usage for your workload
Review bootloader design, update mechanisms, and firmware modularity for maintainability and OTA safety
Analyze race conditions, deadlock risks, and suggest thread-safe patterns for multi-core or RTOS environments
Validate SPI/I2C/UART/CAN configurations and clock domain interactions for signal integrity
Review authentication, encryption implementation, and attack surface relative to embedded threat models
Example Output
Example 1: Memory Optimization Report
### Current State
- RAM usage: 28KB / 32KB (87%)
- Heap fragmentation: 6% wasted
- Stack peak: 4.2KB
### Issues Found
- Global buffers in multiple compilation units (4KB redundancy)
- String literals not pooled (1.8KB savings available)
- DMA buffer descriptors allocated on stack (unsafe)
### Recommendations
- Consolidate buffers into single module [PRIORITY: HIGH]
- Use const data section for strings [SAVINGS: ~1.8KB]
- Move DMA descriptors to static memory [IMPACT: Stack safety]
Example 2: Power Profile Analysis
### Power Breakdown (100 mA avg current)
- MCU active: 45 mA (45%)
- Cellular modem: 38 mA (38%)
- Sensors: 12 mA (12%)
- Peripherals: 5 mA (5%)
### Optimization Path
1. Enable adaptive CPU frequency scaling → -8 mA
2. Implement modem sleep between transmissions → -25 mA (65% reduction)
3. Reduce sensor polling from 1s to 10s → -10 mA
### Result: ~60 mA sustained (40% improvement)
Example 3: Real-Time Latency Audit
### Critical Path Analysis
- Interrupt to ISR entry: 12 μs ✓
- ISR execution (worst-case): 145 μs ✗ (exceeds 100 μs deadline)
- Task preemption latency: 8 μs ✓
### Issues
- ADC ISR holds spinlock too long
- printf() call in high-priority interrupt context
### Fix
- Move formatting to task-level handler
- Reduce lock time to <30 μs
What's Included
- SKILL.md: Complete embedded architecture review workflow with templates for design documentation and optimization planning
- Review checklist: Comprehensive rubric covering memory, power, real-time, security, and hardware integration
- Architecture diagram template: Ready-to-fill block diagram format for MCU, peripherals, and power domains
- Optimization strategy worksheet: Structured template for prioritizing changes by impact vs. effort
- Benchmark comparison table: Before/after metrics template for validating improvements
Who It's For
- Embedded systems engineers designing microcontroller or IoT firmware
- Hardware engineers validating firmware efficiency against constraints
- Technical leads optimizing existing embedded products for battery life or cost reduction
- Systems architects designing multi-MCU or edge device deployments
- Product managers evaluating feasibility of features within hardware limits
Best For
- Reviewing microcontroller firmware architecture before implementation
- Diagnosing memory or power consumption issues in deployed systems
- Optimizing real-time performance for latency-critical applications
- Evaluating hardware-software tradeoffs for new product iterations
- Planning firmware refactors to meet evolving power or memory budgets
You might also like
Rapidly analyze production incidents by correlating observability signals—logs, metrics, traces, and events—to identify the true root cause instead of symptoms. You'll reconstruct incident timelines, quantify impact scope, and generate both immediate remediation steps and long-term prevention measures.
Claude analyzes your code diffs and generates standardized commit messages that follow the Conventional Commits specification. The skill automatically determines the correct commit type, scope, and description based on the changes you've made, ensuring your messages are parseable by automation tools while remaining human-readable for code reviewers.
You'll transform high-level feature requirements into a complete development plan covering API design, frontend implementation, testing strategy, and documentation. The skill helps you identify dependencies, parallelize work across frontend and backend teams, and establish quality gates that ensure features ship bug-free with proper error handling and logging.
Transform schema and data changes into production-ready migration packages that protect data integrity and minimize downtime. You can handle column additions, renames, type conversions, and backfills using proven patterns like expand-contract and shadow tables. The skill generates explicit rollback scripts, validation checklists, and phased execution plans that keep applications stable throughout the migration.
You can create comprehensive performance testing strategies tailored to your application's architecture, analyze test results to identify bottlenecks, and generate prioritized recommendations for optimization. The skill helps you design load tests, interpret metrics like latency and throughput, and create action plans for performance improvements.
You can design comprehensive performance test strategies tailored to your application architecture, analyze performance metrics and logs to identify bottlenecks, and receive specific optimization recommendations. The skill guides you through creating realistic load scenarios, interpreting performance data, and prioritizing fixes based on impact analysis.
You can submit your Solidity smart contracts for comprehensive security analysis, vulnerability detection, and gas optimization recommendations. Claude reviews your code against known attack vectors, design patterns, and best practices—identifying reentrancy risks, overflow/underflow issues, access control flaws, and inefficient operations. You receive actionable fix recommendations with explanations of the security implications and gas savings potential.
You can accelerate your entire antenna design workflow—from initial concept to optimized specifications—by leveraging Claude's knowledge of electromagnetic theory, antenna types, and design trade-offs. Claude helps you parameterize designs, identify optimal configurations for your frequency band and application, and prepare detailed briefs for simulation and manufacturing. You'll generate design reviews, impedance-matching solutions, and validation checklists without context-switching to multiple tools.